IN THE CLAIMS

What is claimed is:

1	1.	A method of forming a microelectronic structure comprising:		
2		providing a substrate comprising source/drain and gate regions,		
3		wherein the gate region comprises a metal layer disposed on a gate		
4		dielectric layer, and		
5		laser annealing the substrate		

- 2. The method of claim 1 wherein providing a substrate comprising source/drain and gate regions, wherein the gate region comprises a metal layer disposed on a gate dielectric layer comprises providing a substrate comprising source/drain and gate regions, wherein the gate region comprises a metal layer comprising a work function from about 3.9 electron volts to about 5.2 electron volts that is disposed on the gate dielectric layer.
- 3. The method of claim 1 wherein providing a substrate comprising source/drain and gate regions, wherein the gate region comprises a metal layer disposed on a gate dielectric layer further comprises wherein the metal layer does not substantially diffuse into the gate dielectric layer.

P17820 12

- 4. The method of claim 1 wherein providing a substrate comprising source/drain and gate regions, wherein the gate region comprises a metal layer disposed on a gate dielectric layer further comprises wherein the metal layer does not substantially diffuse into a polysilicon layer disposed on the metal layer.
- The method of claim 1 wherein laser annealing the substrate.
 comprises exposing the substrate to a laser beam for a time sufficient to
 activate an implanted species.
 - 6. The method of claim 1 wherein laser annealing the substrate comprises exposing the substrate to a laser beam pulsed at about 20 nanosecond intervals or less.

1

2

3

1

2

3

- 7. The method of claim 1 wherein laser annealing the substrate comprises activating an implanted species in the source/drain regions by laser annealing.
- 1 8. The method of claim 7 wherein activating an implanted species in the 2 source/drain regions by laser annealing comprises activating an implanted 3 species in the source/drain regions, wherein the ratio of the depth of the

P17820 13

source/drain regions to the length of the source/drain regions is less than about 1:2 by laser annealing.

- 9. The method of claim 1 wherein providing a substrate comprising source/drain and gate regions, wherein the gate region comprises a metal layer disposed on a gate dielectric layer comprises providing a substrate comprising source/drain and gate regions, wherein the gate region comprises a metal layer disposed on a high k dielectric layer.
- 10. The method of claim 1 wherein providing a substrate comprising source/drain and gate regions, wherein the gate region comprises a metal layer comprises providing a substrate comprising source/drain and gate regions, wherein the gate region comprises a metal layer selected from the group consisting of tungsten, platinum, ruthenium, palladium, molybdenum and niobium, and their alloys, metal carbides, metal nitrides, metal carbides and conductive metal oxides.
- 11. A method of forming a microelectronic structure comprising;

providing a substrate comprising doped source/drain and gate regions, wherein the gate region comprises a metal layer disposed on a high k dielectric layer, and wherein the metal layer comprises a work

P16619 14

function approximately equal to a work function of n doped polysilicon;
and
forming shallow source/drain regions by laser annealing the

substrate.

- 12. The method of claim 11 wherein forming shallow source/drain regions comprises forming source/drain regions wherein the ratio of the depth of the source/drain regions to the length of the source/drain regions is less than about 1:2.
- 13. The method of claim 11 wherein providing a substrate comprising doped source/drain and gate regions, wherein the gate region comprises a metal layer disposed on a high k dielectric layer, and wherein the metal layer comprises a work function approximately equal to a work function of n doped polysilicon comprises providing a substrate comprising doped source/drain and gate regions, wherein the gate region comprises a metal layer disposed on a high k dielectric layer, and wherein the metal layer comprises a work function from about 3.9 to about 4.2 electron volts.
- 14. The method of claim 11 wherein providing a substrate comprising doped source/drain and gate regions, wherein the gate region comprises a metal layer disposed on a high k dielectric layer, and wherein the metal layer

P17820 15 ·

comprises a work function approximately equal to a work function of n doped polysilicon comprises providing a substrate comprising doped source/drain and gate regions, wherein the gate region comprises a metal layer disposed on a high k dielectric layer, and wherein the metal layer comprises a work function approximately equal to a work function of p doped polysilicon.

- 15. The method of claim 11 wherein providing a substrate comprising doped source/drain and gate regions, wherein the gate region comprises a metal layer disposed on a high k dielectric layer, and wherein the metal layer comprises a work function approximately equal to a work function of p doped polysilicon comprises providing a substrate comprising doped source/drain and gate regions, wherein the gate region comprises a metal layer disposed on a high k dielectric layer, and wherein the metal layer comprises a work function comprises a work function from about 4.8 to about 5.1 electron volts.
- 16. The method of claim 11 wherein providing a substrate comprising doped source/drain and gate regions, wherein the gate region comprises a metal layer disposed on a high k dielectric layer comprises providing a substrate comprising doped source/drain and gate regions, wherein the gate region comprises a metal layer disposed on a high k dielectric layer selected from the group consisting of hafnium oxide, zirconium oxide, titanium oxide, and aluminum oxide and /or combinations thereof.

P17820

47		structure		
17.		CTTLLCTLLCC	COMPI	20100.
	_	SHULLINE		151111

1

2

3

4

5

6

1

1

2

a substrate comprising source/drain and gate regions, wherein the gate region comprises a metal layer disposed on a gate dielectric layer, wherein the ratio of the depth of the source/drain regions to the length of the source/drain regions is less than about 1:2, and wherein the metal layer is not substantially diffused into the gate dielectric layer.

- 18. The structure of claim 17 further comprising wherein the metal layer is 2 not substantially diffused into a polysilicon layer disposed on the metal layer.
- 1 19. The structure of claim 17 wherein the metal layer comprises a work 2 function between about 3.9 and about 4.2 electron volts.
 - 20. The structure of claim 17 wherein the metal layer comprises a work function between about 4.8 and about 5.2 electron volts.
- 1 21. The structure of claim 17 wherein the high k dielectric layer is selected 2 from the group consisting of hafnium oxide, zirconium oxide, titanium oxide, 3 and aluminum oxide and /or combinations thereof.

P17820 17

- 1 22. The structure of claim 17 wherein the metal layer does not comprise 2 an inter-metallic layer.
- The structure of claim 17 wherein the metal layer comprises a material selected from the group consisting of tungsten, platinum, ruthenium, palladium, molybdenum and niobium, and their alloys, metal carbides, metal nitrides, and conductive metal oxides.
- 1 24. The structure of claim 17 wherein the metal layer does not comprise a phase changed metal layer.